# ISD14B00

SINGLE-CHIP, MULTIPLE-MESSAGE
VOICE RECORD/PLAYBACK DEVICE

Publication Release Date: Jan 19, 2009

Revision 0.30



# **TABLE OF CONTENTS**

| 1. GENERAL DESCRIPTION                            | 3              |
|---|----------------|
| 2. FEATURES                                       | 3              |
| 3. BLOCK DIAGRAM                                  | 5              |
| 4. PIN DESCRIPTION                                | 6              |
| 5. FUNCTIONAL DESCRIPTION                         | Ç              |
| 5.1 Address Mode                                  |                |
| 5.1.1. Record (REC) Operation                     | 10             |
| 5.1.2. Edge-triggered Playback (PlāyE) Operation  | 12             |
| 5.1.3. Level-triggered Playback (PlayL) Operation | 12             |
| 5.1.4. Playback (Supersedes Record) Operation     | 13             |
| 5.1.5. XCLK Feature                               | 14             |
| 5.2. Direct Mode                                  | 14             |
| 5.3. Other Operations                             | 17             |
| 5.3.1. Rosc Operation                             | 17             |
| 5.3.2. LED Operation                              | 18             |
| 5.3.3. Feed-Through mode Operation                | 18             |
| 5.3.4. Power-On Playback Operation                | 18             |
| 5.3.5. Automatic Single Message Playback          | 18             |
| 5.3.6. Power is interrupted Abruptly              | 18             |
| 6. ABSOLUTE MAXIMUM RATINGS <sup>[1]</sup>        | 19             |
| 6.1. Operating Conditions                         | 19             |
| 7. ELECTRICAL CHARACTERISTICS                     | 20             |
| 7.1. DC Parameters                                | 20             |
| 7.2. AC Parameters                                | 2 <sup>2</sup> |
| 8. TYPICAL APPLICATION CIRCUIT                    | 22             |
| 9. PACKAGING                                      | 24             |
| 9.1. Die Information                              | 24             |
| 10. ORDERING INFORMATION                          | 25             |
| 11 VERSION HISTORY                                | 26             |



#### 1. GENERAL DESCRIPTION

Nuvoton's ISD14B00 ChipCorder<sup>®</sup> Series is a single-chip multiple-message record/playback series with dual operating modes with wide operating voltage ranging from 2.4V to 5.5V. The sampling frequency can be selected from 4 to 12 kHz via an external resistor, which also determines the duration. The device is designed for mostly standalone applications, and of course, it can be manipulated by a microcontroller, if necessary.

The two operating modes are Address Mode and Direct Mode. While in Address Mode, both record and playback operations are manipulated according to the start address and end address specified through the start address and end address pins. In Direct Mode, the device can configure the memory up to as many as eight similar duration messages, pending upon the fixed message configuration settings. With the record or playback feature being pre-selected, each message can be randomly accessed via its message control pin.

The device has a selectable differential microphone input with AGC feature or single-ended analog input, Analn, under feed-through mode. The audio output is either a differential Class-D PWM direct-drive or a single-ended voltage output (AUX out), depending on the derivative selected.

#### 2. FEATURES

The ISD14B00 is a multiple messages record/playback device with two operational modes: Address Mode and Direct Mode.

• Supply voltage: 2.4V to 5.5V.

• External resistor, Rosc, selects sampling frequency and duration.

| Sampling Frequency | 12 kHz   | 8 kHz  | 6.4 kHz | 5.3 kHz | 4 kHz   |
|--------------------|----------|--------|---------|---------|---------|
| Rosc               | 53.3 KΩ  | 80 KΩ  | 100 ΚΩ  | 120 ΚΩ  | 160 KΩ  |
| ISD14B20           | 10.6 sec | 16 sec | 20 sec  | 24 sec  | 32 sec  |
| ISD14B40           | 21.3 sec | 32 sec | 40 sec  | 48 sec  | 64 sec  |
| ISD14B80           | 42.6 sec | 64 sec | 80 sec  | 96 sec  | 128 sec |

- Mic+/Mic-: differential microphone inputs.
- AGC: automatic gain control for microphone preamp circuit.
- FT: feed-through the Analn signal to the speaker outputs while Analn is converted from MIC+.
- When both FT and recording are active, device will record Analn signal into memory with Analn signal output to speaker simultaneously.
- SP+/SP-: Class-D PWM differential speaker drivers or single-ended voltage output, depending on the derivative selected.
- LED: LED is on during recording.
- Automatically power down after each operation cycle.
- Playback takes precedence over the recording operationTemperature option: 0°C to +50°C (die)
- Packaging: die only

#### 2.1. Address Mode

- While in Address Mode, flexible message duration is defined by start address and end address.
- Utilize four start address pins (S0, S1, S2 & S3) and four end address pins (E0, E1, E2 & E3) to specify the message duration.

Publication Release Date: Jan 19, 2009



- REC: Level-hold or Edge-trigger (toggle on-off) recording from start to end addresses.
- PlāyĒ: Edge-trigger playback from start to end address and stops at EOM marker, if EOM is prior to end address. Toggle on-off.
- PlāyĒ: Level-hold playback from start to end address. Also, if constantly Low, device will loop playback from start to end address.

#### 2.2. Direct Mode


- While Direct Mode is active, utilizing the configuration pins, FMC1, FMC2 & FMC3, to define up to eight similar duration messages for random access.
- The control pins are: M1 ~ M8 (message activation) and R/P (record or playback selection).
- The record or playback operation is pre-defined by the 'R/P pin.
- Each message can be randomly accessed via its message control pin (M1 ~ M8) and the desired operation is facilitated accordingly.

Publication Release Date: Jan 19, 2009

Revision 0.30



#### 3. BLOCK DIAGRAM





## 4. PIN DESCRIPTION

| PIN NAME   | PIN# | 1/0 | FUNCTION   |
|------------|------|-----|--|
| $V_{SSD}$  | 1    | I   | Digital Ground: Ground path for digital circuits.  |
| S0/M1      | 2    | I   | S0 <sup>[1]</sup> : In Address Mode, Start Address Bit 0.  M1: When Direct Mode is active, low active operation on 1 <sup>st</sup> Message. Internal pull-up & debounce existed.   |
| S1/M2      | 3    | I   | S1 <sup>[1]</sup> : In Address Mode, Start Address Bit 1.  M2: When Direct Mode is active, low active operation on 2 <sup>nd</sup> Message. Internal pull-up & debounce existed.   |
| S2/M3      | 4    | I   | S2 <sup>[1]</sup> : In Address Mode, Start Address Bit 2.  M3: When Direct Mode is active, low active operation on 3 <sup>rd</sup> Message. Internal pull-up & debounce existed.   |
| S3/M4      | 5    | I   | S3 <sup>[1]</sup> : In Address Mode, Start Address Bit 3.  M4: When Direct Mode is active, low active operation on 4 <sup>th</sup> Message. Internal pull-up & debounce existed.   |
| PlāÿE/FMC1 | 6    | I   | PlāyĒ: In Address Mode, low active input, Level-hold playback start to end addresses, debounce & internal pull-up existed. Holding PlāyĒ Low constantly will perform looping playback function from start to end addresses with insignificant dead time between messages regardless of sampling frequencies.  FMC1: When Direct Mode is active, FMC1, together with FMC2 & FMC3, setup various fixed-message configurations. |
| E0/M5      | 7    | I   | E0 <sup>[1]</sup> : In Address Mode, End Address Bit 0.  M5: When Direct Mode is active, low active operation on 5 <sup>th</sup> Message. Internal pull-up & debounce existed.   |
| $V_{SSA}$  | 8    |     | Analog Ground: Ground path for analog circuits.  |
| E1/M6      | 9    | ı   | E1 <sup>[1]</sup> : In Address Mode, End Address Bit 1.  M6: When Direct Mode is active, low active operation on 6 <sup>th</sup> Message. Internal pull-up & debounce existed.   |
| E2/M7      | 10   | 4   | E2 <sup>[1]</sup> : In Address Mode, End Address Bit 2.  |



| PIN NAME          | PIN#   | 1/0 | FUNCTION  |
|-------------------|--------|-----|---|
|                   | 23.2.1 |     | M7: When Direct Mode is active, low active operation on 7 <sup>th</sup> Message. Internal pull-up & debounce existed.   |
| E3/M8             | 11     | I   |   |
|                   |        |     | E3 <sup>[1]</sup> : In Address Mode, End Address Bit 3.   |
|                   |        |     | M8: When Direct Mode is active, low active operation on 8 <sup>th</sup> Message.  |
|                   |        |     | Internal pull-up & debounce existed.  |
| $V_{\rm SSP2}$    | 12     | I   | Ground: Ground for negative PWM speaker driver.   |
| SP-               | 13     | 0   | SP-: Negative signal of the differential Class-D PWM speaker outputs. This  |
|                   |        |     | output, together with the SP+, is used to drive an 8Ω speaker directly.   |
| $V_{CCP}$         | 14     | I   | Speaker Power Supply: Power supply for PWM speaker drivers.   |
| SP+               | 15     | 0   | Depending on the derivative selected, it could be: SP+: Positive signal of the differential Class-D PWM speaker outputs. This output, together with the SP-, is used to drive an $8\Omega$ speaker directly. Or, AUX out: single-ended voltage output.  |
| V <sub>SSP1</sub> | 16     | I   | Ground: Ground for positive PWM speaker driver.   |
| AGC               | 17     | I   | Automatic Gain Control (AGC): The AGC adjusts the gain of the preamplifier dynamically to compensate for the wide range of microphone input levels. The AGC allows the full range of signals to be recorded with minimal distortion. The AGC is designed to operate with a nominal capacitor of 4.7 µF connected to this pin. |
|                   |        |     | Connecting this pin to ground ( $V_{SSA}$ ) provides maximum gain to the preamplifier circuitry. Conversely, connecting this pin to the power supply ( $V_{CCA}$ ) provides minimum gain to the preamplifier circuitry.   |
| MIC+ / Analn      | 18     | I   | MIC+: Non-inverting input of the differential microphone signal.  |
|                   |        |     | Analn: When FT is selected, the MIC+ input is configured to a single-<br>ended input with 1Vp-p maximum input amplitude and feed-through to the<br>speaker outputs.   |
| MIC- / NC         | 19     | I   | MIC-: Inverting input of the differential microphone signal. While FT is enabled, MIC- pin is disabled and must be floated.   |
| Rosc              | 20     | I   | Oscillator Resistor: Connect an external resistor from this pin to V <sub>SSA</sub> to select the internal sampling frequency.  |
| $V_{CCA}$         | 21     | I   | Analog Power Supply: Power supply for analog circuits.  |
| LED               | 22     | 0   | LED output: During recording, this output is Low. Also, LED pulses Low momentarily at the end of playback.  |
| PlāÿE/FMC2        | 23     | I   | PlāyĒ: In Address Mode, low active input, edge-trigger playback from start to end addresses & toggle on-off. Debounce & internal pull-up existed.  FMC2: When Direct Mode is active, FMC2, together with FMC1 & FMC3, setup various fixed-message configurations.   |
| REC/R/P           | 24     | 1   | REC: In Address Mode, level-hold (after 1 sec holding) or edge-trigger (toggle on-off), low active, recording from start to end addresses. Debounce & internal pull-up existed.   |



| PIN NAME   | PIN# | 1/0 |  |   | FUNCTIO        | N   |        |  |
|------------|------|-----|--|---|----------------|---|--------|--|
|            |      |     | R/P (When Di   | rect Mode is a  | active):       |   |        |  |
|            |      |     |  |   |                | cord operation is selected.                                     |        |  |
|            |      |     |  | When R/P is set to High, edge-trigger & toggle on-off playback operation is |                |   |        |  |
|            |      |     | selected.  | selected.   |                |   |        |  |
| XCEK/FMC3  | 25   | I   |  |   | N. W.          |   |        |  |
|            |      |     |  |   |                | ve and level-hold input. As                                     |        |  |
|            |      |     |  |   |                | k input signal, provided resis<br>oin to High enables device ru |        |  |
|            |      |     |  |   |                | sed, XCEK must be at high                                       |        |  |
|            |      |     |  |   |                |   |        |  |
|            |      |     | When Direct Mode is active, FMC3, together with FMC1 & FMC2, setup various fixed-message configurations. |   |                |   |        |  |
|            |      |     |  |   |                | 5-40-   |        |  |
| FT         | 26   | I   |  |   |                | old, debounce & Internal p                                      |        |  |
|            |      |     |  |   |                | C+ input is configured to a s                                   |        |  |
|            |      |     |  |   | imum input a   | amplitude and feed-through                                      | to the |  |
| Addr/Drct  | 27   | I   | speaker outputs  | S.  |                | 40.   |        |  |
| Addit Dict | 21   |     | Level-hold input   | t   |                |   |        |  |
|            |      |     |  |   | device operat  | es under Address Mode.  |        |  |
|            |      |     | Level-hold input   |   |                | 14 De C   |        |  |
|            |      |     |  |   |                | erates under Direct Mode.                                       |        |  |
|            |      |     |  |   |                | to fit various fixed-me   | ssage  |  |
|            |      |     |  | itilizing FMC1  |                | AC3 pins as below table.  | 1      |  |
|            |      |     | FMC3   | FMC2  | FMC1           | # of fixed messages   |        |  |
|            |      |     | 0  | 0   | 0              | 2   |        |  |
|            |      |     | 0  | 1   | 0              | 3   |        |  |
|            |      |     | 0 1 1 4  |   |                |   |        |  |
|            |      |     | 1 0 0 5  |   |                |   |        |  |
|            |      |     | 1  | 1 0 1 6   |                |   |        |  |
|            |      |     | 1  | 1   | 0              | 7   |        |  |
|            |      |     | 1  | 1   | 1              | 8   |        |  |
| $V_{CCD}$  | 28   | I   | Digital Power S  | upply: Power  | supply for dig | jital circuits.   |        |  |

Notes: [1]: Address bits S0, S1, S2, S3, E0, E1, E2 & E3 are used to access the memory location.



#### 5. FUNCTIONAL DESCRIPTION

There are two operational modes: Address Mode and Direct Mode. After a new condition is selected on Addr/Drct, the power must be cycled to enable it.

#### 5.1 ADDRESS MODE

The start address pins (S0, S1, S2 & S3) and end address pins (E0, E1, E2 & E3) are used to access the memory location and they can divide the memory into a maximum of 16 slots. They are defined as follows, under 8K sampling frequency:

| <b>S</b> 3 | S2   | S1   | S0   | Row # | I14B20       |
|------------|------|------|------|-------|--------------|
| (E3)       | (E2) | (E1) | (E0) |       | Duration [s] |
| 0          | 0    | 0    | 0    | 0     | 0            |
| 0          | 0    | 0    | 1    | 8     | 1.0          |
| 0          | 0    | 1    | 0    | 16    | 2.0          |
| 0          | 0    | 1    | 1    | 24    | 3.0          |
| 0          | 1    | 0    | 0    | 32    | 4.0          |
| 0          | 1    | 0    | 1    | 40    | 5.0          |
| 0          | 1    | 1    | 0    | 48    | 6.0          |
| 0          | 1    | 1    | 1    | 56    | 7.0          |
| 1          | 0    | 0    | 0    | 64    | 8.0          |
| 1          | 0    | 0    | 1    | 72    | 9.0          |
| 1          | 0    | 1    | 0    | 80    | 10.0         |
| 1          | 0    | 1    | 1    | 88    | 11.0         |
| 1          | 1    | 0    | 0    | 96    | 12.0         |
| 1          | 1    | 0    | 1    | 104   | 13.0         |
| 1          | 1    | 1    | 0    | 112   | 14.0         |
| 1          | 1    | 1    | 1    | 120   | 15.0         |

| <b>S</b> 3 | S2    | S1   | S0   | Row # | I14B40       |
|------------|-------|------|------|-------|--------------|
| (E3)       | (E2)  | (E1) | (E0) |       | Duration [s] |
| 0          | 0     | 0    | 0    | 0     | 0            |
| 0          | 0     | 0    | 1    | 16    | 2.0          |
| 0          | 0     | 1    | 0    | 32    | 4.0          |
| 0          | 0     | 1    | 1    | 48    | 6.0          |
| 0          | 1     | 0    | 0    | 64    | 8.0          |
| 0          | 1     | 0    | 1    | 80    | 10.0         |
| 0          | 1     | 1    | 0    | 96    | 12.0         |
| 0          | 1     | 1    | 1    | 112   | 14.0         |
| 1          | 0     | 0    | 0    | 128   | 16.0         |
| 2,100      | 0     | 0    | 1    | 144   | 18.0         |
| 21 0       | 0     | 1    | 0    | 160   | 20.0         |
| 510        | 0     | 1    | 1    | 176   | 22.0         |
| 15         | 1/4   | 0    | 0    | 192   | 24.0         |
| 1 663      | 2 170 | 0    | 1    | 208   | 26.0         |
| 1 1        | 124   | 2)4  | 0    | 232   | 28.0         |
| 1          | 4(0)  | 10   | 1    | 240   | 30.0         |

| <b>S</b> 3 | S2   | S1   | S0   | Row# | I14B80       |
|------------|------|------|------|------|--------------|
| (E3)       | (E2) | (E1) | (E0) |      | Duration [s] |
| 0          | 0    | 0    | 0    | 0    | 0            |
| 0          | 0    | 0    | 1    | 32   | 4.0          |
| 0          | 0    | 1    | 0    | 64   | 8.0          |
| 0          | 0    | 1    | 1    | 96   | 12.0         |
| 0          | 1    | 0    | 0    | 128  | 16.0         |
| 0          | 1    | 0    | 1    | 160  | 20.0         |
| 0          | 1    | 1    | 0    | 192  | 24.0         |
| 0          | 1    | 1    | 1    | 224  | 28.0         |
| 1          | 0    | 0    | 0    | 256  | 32.0         |
| 1          | 0    | 0    | 1    | 288  | 36.0         |
| 1          | 0    | 1    | 0    | 320  | 40.0         |
| 1          | 0    | 1    | 1    | 352  | 44.0         |
| 1          | 1    | 0    | 0    | 384  | 48.0         |
| 1          | 1    | 0    | 1    | 416  | 52.0         |
| 1          | 1    | 1    | 0    | 464  | 56.0         |
| 1          | 1    | 1    | 1    | 480  | 60.0         |

#### Below is an example:

Given sampling rate set to 6.4 kHz, using the ISD14B20 to record four messages: three messages of 2.5 seconds and one message of 12.5 seconds, then the memory can be assigned as follows:

|                          | S3, S2, S1, S0 | E3, E2, E1, E0 |
|--------------------------|----------------|----------------|
| Message 1 (2.5 seconds)  | 0 0 0 0        | 0 0 0 1        |
| Message 2 (2.5 seconds)  | 0 0 1 0        | 0 0 1 1        |
| Message 3 (2.5 seconds)  | 0 1 0 0        | 0 1 0 1        |
| Message 4 (12.5 seconds) | 0 1 1 0        | 1 1 1 1        |

#### 5.1.1. Record (REC) Operation

- Low active input:
  - o level-hold for level-trigger or
  - o falling edge for edge-trigger with debounce required.
- For 8kHz sampling frequency, if REC is held at Low for a period equal to 1 sec or more, then level recording is activated. However, if REC is pulsed Low for less than 1 sec, then edgetrigger recording is initiated.
- For 6.4kHz sampling frequency, if REC is held at Low for a period equal to 1.25 sec or more, then level recording is activated. However, if REC is pulsed Low for less than 1.25 sec, then edge-trigger recording is initiated.
- Recording begins from the start address to end address and LED is on.
- Recording ceases whenever:
  - REC returns to High in level-hold mode or



- a subsequent low-pulse appears while in edge-trigger mode or
- when end address is reached.
- o Then an EOM marker is written at the end of message. And LED is off.
- Then the device will automatically power down.
- This pin has an internal pull-up device.
- Once REC is active, input on FT, Addr/Drct, S0, S1, S2, S3, E0, E1, E2 or E3 is illegal.




Figure 5-1 Record-Level (REC) function till end address




Figure 5-2 Record–Level (REC) function with start and stop actions




Figure 5-3 Record-Edge (REC) function with on-off

#### 5.1.2. Edge-triggered Playback (PlayE) Operation

- Low active input, edge-trigger, toggle on-off, debounce required.
- · Playback begins from the start address to end address or EOM, whichever occurrs first.
- At the end of message, LED pulses Low momentarily.
  - o Then device will automatically power down.
- During playback, a subsequent trigger terminates the playback operation. If EOM marker is not encountered, then LED will not pulses Low momentarily.
- This pin has an internal pull-up device.
- Once PlāyĒ is active, input on PlāyĒ, REC, FT, Addr/Drct, S0, S1, S2, S3, E0, E1, E2 or E3 is banned.




Figure 5-4 Playback-Edge (PlayE) function

#### 5.1.3. Level-triggered Playback (PlayL) Operation

- Low active input, Level-hold, debounce required.

- Then device will automatically power down.
- This pin has an internal pull-up device.
- Once PlāyL is active, input on PlāyE, REC, FT, Addr/Drct, S0, S1, S2, S3, E0, E1, E2 or E3 is prohibited.




Figure 5-5 Playback-Level (PlayL) function

 Holding Plāy

E Low constantly will perform looping playback function, without power down, from start address to end address.




Figure 5-6 Looping playback function via PlayL

### 5.1.4. Playback (Supersedes Record) Operation

- Playback takes precedence over the Recording operation.
- If either PlāyĒ or PlāyĒ is activated during a recording cycle, the recording immediately ceases with an EOM marker attached, and without power down, playback of the just-recorded message performs accordingly. Then device powers down.




Figure 5-7 An example of Playback supersedes Record

#### 5.1.5. XCLK Feature

- When precision sampling frequency is required, external clock mode can be activated by setting XCEK to Low. Under such condition, the resistor at Rosc pin must be removed and the external clock signal must be applied to the Rosc pin. These conditions must be satisfied prior to any operations.
- However, when internal clock is used, XCEK must be linked to High.
- The external clock frequencies required for various sampling frequencies are listed in below table.

| Sampling Freq [kHz] | 12    | 8     | 6.4   | 5.3   | 4     |
|---------------------|-------|-------|-------|-------|-------|
| XCEK [MHz]          | 3.072 | 2.048 | 1.638 | 1.356 | 1.024 |

#### 5.2. DIRECT MODE

- The Direct Mode is selected by the 'Drct pin. Once chosen, the supply voltage must be reset to allow the device to construct itself to the appropriate configuration by re-defining the function on the related control pins. Also, the mode change is only allowed while the device is in power down state and is inhibited when an operation is in progress.
- Once Direct Mode is activated, FMC1, FMC2 & FMC3 are utilized to select various (1 to 8) fixed message configurations <sup>[1]</sup>. Pending upon the arrangement on FMC1, FMC2 & FMC3, each divided message has approximate equal length of duration, which is related to the number of rows assigned as in tables below.
- The record or playback operation is pre-defined by the R/P pin. Setting this pin to Low allows record operation while setting it to High enables playback operation.
- Each message can be randomly accessed via its message control pin (M1 ~ M8) and the desired operations are facilitated accordingly. Non-configured pins are automatically disabled and must be floated.

Notes: [1]: Number of fixed message arrangement with respect to FMC1, FMC2 & FMC3.

| FMC3 | FMC3 FMC2 |     | # of fixed messages [1] |
|------|-----------|-----|-------------------------|
| 0    | 0         | 0   | 1                       |
| 0    | 0         | 10  | 2                       |
| 0    | 1         | 0   | 3                       |
| 0    | 1         | 1 0 | 4                       |
| 1    | 0         | 0   | 5                       |
| 1    | 0         | 1   | 6                       |
| 1    | 1         | 0   | 7                       |
| 1    | 1         | 1   | 8                       |

[2] : Number of memory row arrangement with respect to different number of fixed messages for ISD14B20 (128 Rows). The non-configured Message control pins (Mx) will be disabled.

| # of |     |    |    |    |    |    | ( S) | 10 |
|------|-----|----|----|----|----|----|------|----|
| Msg  | M1  | M2 | МЗ | M4 | М5 | М6 | M7   | M8 |
| 1    | 128 |    |    |    |    |    |      |    |
| 2    | 64  | 64 |    |    |    |    |      |    |
| 3    | 44  | 42 | 42 |    |    |    |      |    |
| 4    | 32  | 32 | 32 | 32 |    |    |      |    |
| 5    | 26  | 26 | 26 | 26 | 24 |    |      |    |
| 6    | 23  | 21 | 21 | 21 | 21 | 21 |      |    |
| 7    | 20  | 18 | 18 | 18 | 18 | 18 | 18   |    |
| 8    | 16  | 16 | 16 | 16 | 16 | 16 | 16   | 16 |

#### for ISD14b40 (256 Rows)

| # of<br>Msg | M1  | M2  | М3 | M4 | М5 | М6 | М7 | M8 |
|-------------|-----|-----|----|----|----|----|----|----|
| 1           | 256 |     |    |    |    |    |    |    |
| 2           | 128 | 128 |    |    |    |    |    |    |
| 3           | 86  | 85  | 85 |    |    |    |    |    |
| 4           | 64  | 64  | 64 | 64 |    |    |    |    |
| 5           | 52  | 51  | 51 | 51 | 51 |    |    |    |
| 6           | 43  | 43  | 43 | 43 | 42 | 42 |    |    |
| 7           | 37  | 37  | 37 | 37 | 36 | 36 | 36 |    |
| 8           | 32  | 32  | 32 | 32 | 32 | 32 | 32 | 32 |

#### for ISD14B80 (512 Rows)

| # of<br>Msg | M1  | M2  | М3  | M4  | M5  | М6 | M7 | M8 |
|-------------|-----|-----|-----|-----|-----|----|----|----|
| 2.1         | 512 |     |     |     |     |    |    |    |
| 2           | 256 | 256 |     |     |     |    |    |    |
| 3           | 172 | 170 | 170 |     |     |    |    |    |
| 4 6         | 128 | 128 | 128 | 128 |     |    |    |    |
| 5           | 103 | 103 | 102 | 102 | 102 |    |    |    |

| 6 | 86 | 86 | 85 | 85 | 85 | 85 |    |    |
|---|----|----|----|----|----|----|----|----|
| 7 | 74 | 73 | 73 | 73 | 73 | 73 | 73 |    |
| 8 | 64 | 64 | 64 | 64 | 64 | 64 | 64 | 64 |

<sup>[3]</sup>: The **durations** for various fixed message configurations on I14B20 device at 8 kHz sampling frequency are shown in below table.

| # of<br>Msg | M1    | M2    | M3    | M4    | M5    | M6    | M7   | M8  |
|-------------|-------|-------|-------|-------|-------|-------|------|-----|
| 1           | 16    |       |       |       |       |       |      |     |
| 2           | 8     | 8     |       |       |       |       |      |     |
| 3           | 5.5   | 5.25  | 5.25  |       |       |       |      |     |
| 4           | 4.0   | 4.0   | 4.0   | 4.0   |       |       |      |     |
| 5           | 3.25  | 3.25  | 3.25  | 3.25  | 3.0   |       |      |     |
| 6           | 2.875 | 2.625 | 2.625 | 2.625 | 2.625 | 2.625 |      |     |
| 7           | 2.50  | 2.25  | 2.25  | 2.25  | 2.25  | 2.25  | 2.25 | (   |
| 8           | 2.0   | 2.0   | 2.0   | 2.0   | 2.0   | 2.0   | 2.0  | 2.0 |

#### for ISD14B40 (256 Rows)

| # of<br>Msg | M1    | M2     | М3     | M4    | M5    | М6   | М7  | M8  |
|-------------|-------|--------|--------|-------|-------|------|-----|-----|
| 1           | 32    |        |        |       |       |      |     |     |
| 2           | 16    | 16     |        |       |       |      |     |     |
| 3           | 10.75 | 10.625 | 10.625 |       |       |      |     |     |
| 4           | 8.0   | 8.0    | 8.0    | 8.0   |       |      |     |     |
| 5           | 6.5   | 6.375  | 6.375  | 6.375 | 6.375 |      |     |     |
| 6           | 5.375 | 5.375  | 5.375  | 5.375 | 5.25  | 5.25 |     |     |
| 7           | 4.625 | 4.625  | 4.625  | 4.625 | 4.5   | 4.5  | 4.5 |     |
| 8           | 4.0   | 4.0    | 4.0    | 4.0   | 4.0   | 4.0  | 4.0 | 4.0 |

### for ISD14B80 (512 Rows)

| # of<br>Msg | M1     | M2     | М3     | M4     | M5     | М6     | M7    | M8  |
|-------------|--------|--------|--------|--------|--------|--------|-------|-----|
| 1           | 64     |        |        |        |        |        |       |     |
| 2           | 32     | 32     |        |        |        |        |       |     |
| 3           | 21.5   | 21.25  | 21.25  |        |        |        |       |     |
| 4           | 16.0   | 16.0   | 16.0   | 16.0   |        |        |       |     |
| 5           | 12.875 | 12.875 | 12.75  | 12.75  | 12.75  |        |       |     |
| 6           | 10.75  | 10.75  | 10.625 | 10.625 | 10.625 | 10.625 |       |     |
| 7           | 9.25   | 9.125  | 9.125  | 9.125  | 9.125  | 9.125  | 9.125 |     |
| 8           | 8.0    | 8.0    | 8.0    | 8.0    | 8.0    | 8.0    | 8.0   | 8.0 |

Mic+/or Analn

#### Addr/Drct FM3 FM2 FM1 $\mathsf{T}_{\mathsf{FSet}}$ R/P Stop Start M1 ~ M4 Start $T_{Deb} |_{\longleftarrow}$ $\mathsf{T}_\mathsf{Deb} \not\longmapsto \longleftarrow$ LED $\mathsf{T}_\mathsf{Deb}$ T<sub>Stop1</sub> **End of Duration** T<sub>Ers</sub> <sup>★→</sup>

#### **Example of four Fixed-Message Configuration:**

Figure 5-8 Record Operation under FMC mode




Figure 5-9 Playback Operation under FMC mode

#### 5.3. **OTHER OPERATIONS**

#### 5.3.1. Rosc Operation

- When the  $R_{OSC}$  varies from 53.3 K $\Omega$  to 160 K $\Omega$ , the sampling frequency changes from 12 to 4 kHz accordingly.
- When R<sub>OSC</sub> resistor value is changed during playback, the tone of a recorded message will alter either faster or slower.



- If the ground side of  $R_{OSC}$  resistor is floated or tied to  $V_{CC}$ , then the current operation will be freezed.
- The operation will resume when the resistor is connected back to ground.

#### 5.3.2. **LED** Operation

LED turns on during recording. Also, LED pulses Low at the end of message. The Low period must be sufficiently greater than debounce time.

#### 5.3.3. Feed-Through mode Operation

- As FT is held Low, the Mic+ pin will be reconfigured as Analn input, and the Analn signal will be transmitted to the speaker outputs. Under this mode, Mic- pin is not used (must be floated).
- After FT is enabled. If REC is triggered, then Analn signal will be recorded into memory while the Feed-Through path remains on.
- If FT is already enabled, activating either PlayE or PlayE will first disable the FT path and then play the recorded message. Once playback completes, FT path will be resumed.
- During an operation, activating the FT pin is not allowed.

#### 5.3.4. Power-On Playback Operation

- If PlāyE is kept at Low during power turns on, the device plays message once, then powers down.
- If PlāyL is held at Low during power turns on and constantly maintained at Low, the device will play the message repeatedly, with insignificant dead time between messages regardless of sampling frequencies. This status will sustain unless power is turned off or PlayE somehow returns to High.

#### 5.3.5. Automatic Single Message Playback

If LED is connected to PlayE, once PlayE is triggered, the device plays message repeatedly without power down between the looping playback. However, if PlāyĒ is triggered again during playback, then playback will stop

#### 5.3.6. Power is interrupted Abruptly

- 18 -During the device is in operation, it is strongly recommended that the supply power cannot be interrupted. Otherwise, it may cause the device to become malfunctioning.

Publication Release Date: Jan 19, 2009

Revision 0.30



# 6. ABSOLUTE MAXIMUM RATINGS [1]

#### **ABSOLUTE MAXIMUM RATINGS**

| CONDITION  | VALUE                                  |  |  |
|--|--|--|--|
| Junction temperature   | 150°C                                  |  |  |
| Storage temperature range                                    | -65°C to +150°C                        |  |  |
| Voltage applied to any pins                                  | $(V_{SS} - 0.3V)$ to $(V_{CC} + 0.3V)$ |  |  |
| Voltage applied to Input pins (current limited to +/-20 mA)  | $(V_{SS} - 1.0V)$ to $(V_{CC} + 1.0V)$ |  |  |
| Voltage applied to output pins (current limited to +/-20 mA) | $(V_{SS} - 1.0V)$ to $(V_{CC} + 1.0V)$ |  |  |
| $V_{CC} - V_{SS}$  | -0.3V to +7.0V                         |  |  |

<sup>&</sup>lt;sup>[1]</sup> Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

#### 6.1. OPERATING CONDITIONS

#### **OPERATING CONDITIONS**

| CONDITION                                | VALUE          |
|--|----------------|
| Operating temperature range              | 0°C to +50°C   |
| Operating voltage (V <sub>CC</sub> ) [1] | +2.4V to +5.5V |
| Ground voltage (V <sub>SS</sub> ) [2]    | 0V             |

 $<sup>^{[1]}</sup>V_{CC}=V_{CCA}\!=V_{CCD}$ 

 $<sup>^{[2]}\,</sup>V_{SS}=V_{SSA}\!=V_{SSD}$ 



### 7. ELECTRICAL CHARACTERISTICS

#### 7.1. **DC PARAMETERS**

| PARAMETER                      | SYMBOL             | MIN <sup>[2]</sup> | TYP <sup>[1]</sup> | MAX <sup>[2]</sup> | UNITS | COND   | ITIONS                             |
|--------------------------------|--------------------|--------------------|--------------------|--------------------|-------|--|------------------------------------|
| Input Low Voltage              | V <sub>IL</sub>    |                    |                    | 0.3xVcc            | V     |  |                                    |
| Input High Voltage             | V <sub>IH</sub>    | 0.7xVcc            |                    | 500                | V     |  |                                    |
| Output Low Voltage             | V <sub>OL</sub>    |                    |                    | 0.3xVcc            | V     | $I_{OL} = 4.0 \text{ m/s}$   | $f_{[3]}$                          |
| Output High Voltage            | $V_{OH}$           | 0.7xVcc            |                    | 1                  | V     | I <sub>OH</sub> = -1.6 m   | $A^{[3]}$                          |
| Standby Current                | I <sub>STBY</sub>  |                    | 1                  | 10                 | μΑ    |  |                                    |
| Record Current                 | I <sub>REC</sub>   |                    | 20                 | 30                 | mΑ    | $V_{CC} = 5.5V$  | [4] [5]                            |
| Playback Current               | I <sub>PLAY</sub>  |                    | 20                 | 30                 | mΑ    | $V_{CC} = 5.5V$ ,  | no load [4] [5]                    |
| Pull-up device for REC, PlāyE, | R <sub>PU1</sub>   |                    | 600                |                    | kΩ    |  |                                    |
| PlāyĒ, FT & M1 ~ M8 pins       |                    |                    |                    |                    | - 10  | 101 6  |                                    |
| MIC+ Input Resistance          | R <sub>MICP</sub>  |                    | 18                 |                    | ΚΩ    | 70   | (0)                                |
| MIC- Input Resistance          | R <sub>MICN</sub>  |                    | 18                 |                    | ΚΩ    | 40   |                                    |
| Analn Input Resistance         | R <sub>ANAIN</sub> |                    | 42                 |                    | ΚΩ    |  |                                    |
| MIC Differential Input         | V <sub>IN1</sub>   | 15                 |                    | 300                | mV    | Peak-to-pea  | ak                                 |
| Analn Input                    | $V_{IN2}$          |                    |                    | 1                  | V     | Peak-to-pea  |                                    |
| Gain from MIC to SP+/-         | A <sub>MSP</sub>   | 6                  |                    | 40                 | dB    | $V_{IN} = 15 \sim 300$<br>$AGC = 4.7 \mu$<br>$V_{CC} = 2.4 V \sim 5$ | F, 7971                            |
| Gain from Analn to SP+/-       | A <sub>ASP</sub>   |                    | 0                  |                    | dB    | $V_{CC} = 2.4 V \sim 5$  | 5.5V                               |
| Output Load Impedance          | R <sub>SPK</sub>   | 8                  |                    |                    | Ω     | Speaker loa  | ad                                 |
| Speaker Output Power           | Pout               |                    | 670                |                    | mW    | $V_{DD} = 5.5 \text{ V}$   | 1Vp-p,                             |
|                                |                    |                    | 313                |                    | mW    | $V_{DD} = 4.4 \text{ V}$   | 1 kHz sine                         |
|                                |                    |                    | 117                |                    | mW    | $V_{DD}=3 V$   | wave at<br>Analn. R <sub>SPK</sub> |
|                                |                    |                    | 49                 |                    | mW    | $V_{DD} = 2.4 \text{ V}$   | $= 8 \Omega$                       |
| Speaker Output Voltage         | V <sub>OUT1</sub>  |                    | $V_{DD}$           |                    | V     | R <sub>SPK</sub> = 8Ω S<br>Typical buz                               |                                    |
| Total Harmonic Distortion      | THD                |                    | 1                  |                    | %     | 15 mV p-p 1<br>wave, Cmes<br>weighted                                |                                    |

Typical values @  $V_{CC} = 5.5V$ ,  $T_A = 25^\circ$  and sampling frequency (Fs) at 8 kHz, unless stated.

Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Nuvoton via design, electrical testing and/or characterization.

LED output during recording.

<sup>[4]</sup> V<sub>CCA</sub>, V<sub>CCD</sub> and V<sub>CCP</sub> are connected together. Also, V<sub>SSA</sub>, V<sub>SSD</sub>, V<sub>SSP1</sub> and V<sub>SSP2</sub> are linked together.
[5] All required control pins must be at appropriate status. External components are biased under a separated power supply.

#### 7.2. AC PARAMETERS

| CHARACTERISTIC [1]        | SYMBOL               | MIN <sup>[2]</sup> | TYP     | MAX <sup>[2]</sup> | UNITS |         |
|---------------------------|----------------------|--------------------|---------|--------------------|-------|---------|
| Sampling Frequency        | Fs                   | 4                  | V       | 12                 | kHz   | [3]     |
| Record Duration           | T <sub>REC</sub>     | 10.6               | mr.     | 32                 | sec   | [3]     |
| Playback Duration         | T <sub>PLAY</sub>    | 10.6               | TUS     | 32                 | sec   | [3]     |
| Debounce Time             | $T_Deb$              | 225k/Fs            | 9/2     | The s              | msec  | [3] [4] |
| Address Setup Time        | T <sub>ASet</sub>    | 30                 | 10      | 7 ~ 7              | nsec  |         |
| Address Hold Time         | $T_{AHold}$          | 225k/Fs            |         | V/A                | msec  | [3] [4] |
| FMC Setup Time            | T <sub>FSet</sub>    | 30                 |         | 160                | nsec  | No.     |
| Record Settle Time        | T <sub>Settle1</sub> |                    | 32k/Fs  | 7(0                | msec  | [3] [4] |
| Play Settle Time          | T <sub>Settle2</sub> |                    | 256k/Fs | 2                  | msec  | [3] [4] |
| Delay from Record to Play | T <sub>Settle3</sub> |                    | 128k/Fs |                    | msec  | [3] [4] |
| Record Stop Time          | T <sub>Stop1</sub>   | 30                 |         |                    | nsec  | 0 (0)   |
| LED Pulse Low Time        | T <sub>EOM</sub>     |                    | 256k/Fs |                    | msec  | [3] [4] |

#### Notes:

- Conditions are  $V_{CC} = 5.5V$ ,  $T_A = 25$ °C and sampling frequency (F<sub>S</sub>) at 8kHz, unless specified.
- Not all specifications are 100 percent tested. All Min/Max limits are guaranteed by Nuvoton via design, electrical testing and/or characterization.
- When different F<sub>S</sub> is applied, the value will change accordingly. Also, stability of internal oscillator may vary as much as +10% over the operating temperature and voltage ranges.
- k = 1000.



#### 8. TYPICAL APPLICATION CIRCUIT

The following typical application examples on ISD14B00 series are for references only. They make no representation or warranty that such applications shall be suitable for the use specified. It's customer's obligation to verify the design in its own system for the functionalities, voice quality, current consumption, and etc.


In addition, the below notes apply to the following application examples:

• The suggested values are for references only. Depending on system requirements, they can be adjusted for functionalities, voice quality and degree of performance.


It is important to have a separate path for each ground and power back to the related terminals to minimize the noise. Besides, the power supplies should be decoupled as close to the device as possible.

Also, it is crucial to follow good audio design practices in layout and power supply decoupling. See recommendations in Application Notes from our websites.

Example #1: Operations via start and end address under Address Mode.



Example #2: Fixed Message Configuration Operations under Direct Mode.



#### **Good Audio Design Practices**

Nuvoton's ChipCorder are very high-quality single-chip voice recording and playback devices. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling are followed. See Application Information links below for details.

**Good Audio Design Practices** 

http://www.nuvoton-usa.com/products/isd\_products/chipcorder/applicationinfo/apin11.pdf


Single-Chip Board Layout Diagrams

http://www.nuvoton-usa.com/products/isd\_products/chipcorder/applicationinfo/apin12.pdf

It is strongly recommended that before any design or layout project starts, the designer should contact Nuvoton Sales Rep for the most update technical information and layout advice.

### 9. PACKAGING

#### 9.1. DIE INFORMATION




Contact Nuvoton Sales Representatives for other information.



#### 10. ORDERING INFORMATION

### **Product Number Descriptor Key**



When ordering ISD14B00 devices, please refer to the above ordering scheme. Contact the local Nuvoton Sales Representatives for any questions and the availability.

For the latest product information, please contact the Nuvoton Sales/Rep or access Nuvoton's worldwide web site at <a href="http://www.nuvoton-usa.com">http://www.nuvoton-usa.com</a>



### 11. VERSION HISTORY

| VERSION | DATE   | DESCRIPTION                |  |  |  |
|---------|--|----------------------------|--|--|--|
| 0       | Sep 21, 2007                                     | Initial revision           |  |  |  |
| 0.1     | Oct 10, 2007                                     | Update block diagram       |  |  |  |
| 0.2     | Oct 16, 2007                                     | Update description         |  |  |  |
| 0.21    | Nov 07,2008                                      | Change to Nuvoton logo     |  |  |  |
|         |  | Update Application Circuit |  |  |  |
| 0.30    | 0.30 Jan 19, 2009 Rename Norm/Mode to Addr/Drct. |                            |  |  |  |



Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Nuvoton products. Nuvoton makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Nuvoton or others is granted by this publication. Except as set forth in Nuvoton's Standard Terms and Conditions of Sale, Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Nuvoton be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Nuvoton has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Nuvoton makes no representation or warranty that such applications shall be suitable for the use specified.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Nuvoton Reliability Report, and are neither warranted nor guaranteed by Nuvoton. This product incorporates SuperFlash®.

Information contained in this ISD<sup>®</sup> ChipCorder<sup>®</sup> datasheet supersedes all data for the ISD ChipCorder products published by ISD<sup>®</sup> prior to August, 1998.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD® ChipCorder® product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright<sup>©</sup> 2005, Nuvoton Electronics Corporation. All rights reserved. ChipCorder<sup>®</sup> and ISD<sup>®</sup> are trademarks of Nuvoton Electronics Corporation. SuperFlash<sup>®</sup> is the trademark of Silicon Storage Technology, Inc. All other trademarks are properties of their respective owners.

#### Headquarters

No. 4, Creation Rd. III Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.Nuvoton.com.tw/

#### **Taipei Office**

9F, No. 480, Pueiguang Rd. Neihu District Taipei, 114 Taiwan TEL: 886-2-81777168 FAX: 886-2-87153579

#### **Nuvoton Technology Corporation America**

2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441797 http://www.Nuvoton-usa.com/

#### **Nuvoton Technology Corporation Japan**

7F Daini-ueno BLDG. 3-7-18 Shinyokohama Kohokuku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

#### Technology Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62356998

#### Nuvoton Technology (H.K.) Ltd.

Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Publication Release Date: Jan 19, 2009 Revision 0.30

- 27 -