SDRAM

High-speed Single Data Rate Synchronous DRAMs designed to process data at the same clock speed as the CPU.
All ICs are RoHS compliant.

* Status: P - mass production, S - samples, UD - under development, N - not recommended for new design.

Chip Description Density
(organization) 		Clock
  frequency   		Supply
  voltage  
[V] 		Operating
temperature
[°C] 		   Package    Status *
Automotive Commercial
& Industrial
W9816G6JB
  • density: 16 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -6/-6I/-7
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 2K refresh cycles / 32 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 16 Mbit
(1M x 16, 2 banks)		 166 MHz (-6/-6I)

143 MHz (-7)		 2.7 – 3.6
(-7 speed grades)
3.0 – 3.6
(-6/-6I speed grades)		 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 VFBGA-60 N N
W9816G6JH
  • density: 16 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-6/-6I/-7/-7I
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 2K refresh cycles / 32 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 16 Mbit
(1M x 16, 2 banks)		 200 MHz (-5)

166 MHz (-6/-6I)

143 MHz (-7/-7I)		 2.7 – 3.6
(-7/7I speed grades)

3.0 – 3.6
(-5/-6/-6I speed grades)		 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TSOP(II)-50 N N
W9864G6JB
  • density: 64 Mbit
  • up to 166 MHz clock frequency
  • speed grades: -6/-6I/-7
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 64 Mbit
(4Mx16, 4 banks)		 166 MHz (-6/-6I)

143 MHz (-7)		 2.7 – 3.6
(-7 speed grade)

3.0 – 3.6
(-5/-6/-6I speed grades)		 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 VFBGA-60 N N
W9864G6JT
  • density: 64 Mbit
  • up to 166 MHz clock frequency
  • speed grades: -6/-6I/-6A/-6K
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 64 Mbit
(4Mx16, 4 banks)		 166 MHz (-6/-6I) 3.0 – 3.6 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TFBGA-54
8x8 mm		 N N
W9864G6KH
  • density: 64 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-6/-6I/-7
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 64 Mbit
(4Mx16, 4 banks)		 200 MHz (-5)

166 MHz (-6/-6I)

143 MHz (-7)		 2.7 – 3.6
(-7 speed grades)

3.0 – 3.6
(-5/-6/-6I speed grades)		 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TSOP(II)-54 P P
W9864G6KT
  • density: 64 Mbit
  • up to 166 MHz clock frequency
  • speed grades: -6/-6I/-6J
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), industrial plus (J)
 64 Mbit
(4Mx16, 4 banks)		 166 MHz (-6/-6I/-6J) 3.0 – 3.6 0 – +70
-40 – +85 (I)
-40 – +105 (J)		 TFBGA-54
8x8 mm		 N P
W9864G2JB
  • density: 64 Mbit
  • up to 166 MHz clock frequency
  • speed grades: -6/-6I/-7/-7I
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by DQM0-3
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 64 Mbit
(2Mx32, 4 banks)		 200 MHz (-5)

166 MHz (-6/-6I-6K)

143 MHz (-7/-7I)		 2.7 – 3.6
(-7/-7I speed grades)

3.0 – 3.6
(-6/-6I speed grades)		 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TFBGA-90
8x13 mm		 N N
W9864G2JH
  • density: 64 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-6/-6I/-7
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by DQM0-3
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 64 Mbit
(2Mx32, 4 banks)		 200 MHz (-5)

166 MHz (-6/-6I)

143 MHz (-7)		 2.7 – 3.6
(-7 speed grade)

3.0 – 3.6
(-5/-6/-6I speed grades)		 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TSOP(II)-86 N N
W9812G6JB
  • density: 128 Mbit
  • up to 166 MHz clock frequency
  • speed grades: -6/-6I/-75/-75I
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 128 Mbit
(8Mx16, 4 banks)		 166 MHz (-6/-6I)

133 MHz (-75/-75I)		 3.0 – 3.6 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TFBGA-54
8x8 mm		 N N
W9812G6KH
  • density: 128 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-5I/-6/-6I/-75
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 128 Mbit
(8Mx16, 4 banks)		 200 MHz (-5/-5I)

166 MHz (-6/-6I)

133 MHz (-75)		 3.0 – 3.6 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TSOP(II)-54 P P
W9812G6KB
  • density: 128 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-5I/-6/-6I/-6J
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), industrial plus (J)
 128 Mbit
(8Mx16, 4 banks)		 200 MHz (-5/-5I)

166 MHz (-6/-6I)		 3.0 – 3.6 0 – +70
-40 – +85 (I)		 TSOP(II)-54 N P
W9812G2KB
  • density: 128 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-5I/-6/-6I
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 4K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I)
 128 Mbit
(4Mx32, 4 banks)		 200 MHz (-5/-5I)

166 MHz (-6/-6I)		 3.0 – 3.6 0 – +70
-40 – +85 (I)
-40 – +105 (J)		 TFBGA-90
8x13 mm		 - P
W9825G6KH
  • density: 256 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5/-5I/-6/-6I/-6J/-6L/-6A/-6K/-75/75J/75L
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 8K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial ( ,L), industrial (I), industrial plus (J), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 256 Mbit
(16Mx16, 4 banks)		 200 MHz (-5/-5I)

166 MHz (-6/-6I/-6J/-6L/-6A/-6K)

133 MHz (-75/75J/75L)		 3.0 – 3.6 0 – +70 ( ,L)
-40 – +85 (I)
-40 – +105 (J)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TSOP(II)-54 P P
W9825G6KB
  • density: 256 Mbit
  • up to 200 MHz clock frequency
  • speed grades: -5A/-5K/-6/-6I/-6J/-6A/-6K
  • CAS Latency: 2, 3
  • burst length: 1, 2, 4, 8 and full page
  • burst read, single writes mode
  • Self Refresh current: standard and low power
  • byte data controlled by LDQM, UDQM
  • Power-down Mode
  • 8K refresh cycles / 64 ms
  • interface: LVTTL
  • operating temperature range: commercial, industrial (I), industrial plus (J), automotive (A, K)
  • compliance with AEC-Q100 automotive specification
 256 Mbit
(16Mx16, 4 banks)		 200 MHz (-5A/-5K)

166 MHz (-6/-6I/-6J/-6A/-6K)		 3.0 – 3.6 0 – +70
-40 – +85 (I)

Automotive:
-40 – +85 (A)
-40 – +105 (K)		 TFBGA-54 P P




PDW MARTHEL ul. Sosnowa 24-5 Bielany Wrocławskie 55-040 Kobierzyce
tel. (71) 311 07 11 fax: (71) 311 07 13 marthelinfo@marthel.pl
Polityka jakości