COMBINING ISD33xxx/4002/4003 DEVICES,

WITH WINBOND MICROCONTROLLERS

1. Introduction

This Application Note was prepared for our Customers to facilitate engineering and quick starting with microprocessor circuits including ISD devices based on Winbond processors, series 80C51. The program code provided here includes basic procedures of data exchange between ISD device and microcontroller via SPI interface and of monitoring operating mode of ISD device as well. Each user may at his option use and customize the portions or the whole program outlined below.

Due to a double-byte word being entered into ISD, the program outlined below may by used for the following devices:

- ISD 33060 33240
- ISD 4002 4003.



2. Electric interconnections between microcontroller and ISD device

Fig.1. Interconnections between ISD device and microcontroller.

The SPI interface requires four lines to be provided for ISD device:

- **MISO** (*"Master in Slave out"*) data transferred from ISD Slave to microntroller Master,
- MOSI ("Master out Slave in") data transferred from microcontroller to ISD device,
- SCLK ("Serial Clock") timing signal generated by microcontroller for SPI port,
- **SS** ("Slave Select") signal to activate SPI port of ISD device.

Additional connections of ISD device:

- **RAC** (*"Row Address Clock"*) signal which represents one row of ISD memory. Transition to L-level indicates approaching the end of row being played back or recorded. This is an open drain type output.
- INT ("Interrupt") signal which goes low when ISD device detects End of Message Marker (EOM – "End of Message") or when available ISD memory space is exceeded (OVF – "Overflow"). This is an open drain type output. The INT signal may

be cleared by successive read sequence for SPI port. Instruction *"RINT"* may be used to read the status of interrupt calling flags.

In above example, both microcontroller and ISD device are operating with the same supply voltage of $2.7 \div 3.3 \text{ V}$. In case when the microcontroller is supplied with 5 V, an appropriate voltage converter shall be used in **MISO** line as outlined in **ChipCorder Data Book**.



MISO SIGNAL CONVERTER WITH INVERSION

Fig.2. Voltage converter between microcontroller and ISD device.

If the converter of Figure 2 is used, the bits received by microcontroller from **MISO** port shall be negated (inversion). All other ports may be directly connected to the microcontroller supplied with +**5V**.

3. Start from specified address

To start with playing back or recording from specified address in ISD memory, enter the **SETPLAY (SETREC)** command. The LH edge of **SS** signal causes the address from MOSI register to be entered into internal row counter. Playback/record is run only for the ISD memory row addressed. Upon reaching the end of current row, the system stops and generates interrupt with OVF marker. If you want to proceed with playing back/recording through successive rows of ISD memory, enter **PLAY (RECORD)** command before the end of current row.

An example of program code portion to call PLAY operation from specified address through successive rows of ISD memory:

- 1. MOV A,#SETPLAY ; command "PLAY" from address specified
- 2. LCALL POLEC ; placing the command
- 3. LCALL SPI ; transferring the command with address to ISD
- 4. MOV A, #PLAY ; proceeding with "PLAY" until EOM or OVF
- 5. LCALL POLEC ; placing data for ISD
- 6. LCALL SPI ; recording/playing back to/form ISD

- Row 1: accumulator is loaded with "SETPLAY" command code defined as 11100000B.
- Row 2: the "**POLEC**" procedure called out uses the accumulator contents and composes the final form of two bytes being sent to ISD. The less significant byte include the lower portion of ISD memory address. The more significant byte includes logical sum of the higher portion of address and ISD command code from accumulator. The contents of "**POLEC**" routine can by found at the end of this document.
- Row 3: the "SPI" communication procedure ensures, via simulation on SPI interface at microcontroller ports, data exchange between microcontroller and ISD device. Bytes being entered to ISD: MOSI (H) and MOSI+1 (L). Bytes being received from ISD: MISO (H) and MISO+1 (L). The contents of this procedure is included in an example provided at the end of this document.

Note! Now, ISD device is in a single-row-playback mode. If you want to continue playing back through successive memory rows, you need to enter "**PLAY**" command before the end of current row.

- Row 4: like for the row No.1: command code "PLAY" 11110000b.
- Rows 5 and 6: like for rows 2 and 3 setting up and transmitting a double-byte word to ISD.

4. System Stop/Power Down

A segment of program shown below represents the stop sequence for ISD device composed of three portions: (i) stop/pause of current operation (**"STOP"**), (ii) reading address after device stoppage and (iii) turning off the device (**"STOPPWRDN"**).

1. MOV A.#STOP	; command "STOP"				
2. LCALL POLEC	; placing the command				
3. LCALL SPI	; transferring the command to ISD				
4. LCALL TIME	; waiting c. 100 ms to stop the device				
5. MOV A,#STOPPWRDN	; command "STOP" and power down				
6. LACAL POLEC	; placing the command				
7. LCALL SPI	; reading the address upon stoppage and power down				

- Row 1: accumulator is loaded with "STOP" command code defined as 00110000B.
- Rows 2 and 3: similar to the previous clause.
- Row 4: calling "TIME" procedure causes generation of program delay during waiting until ISD is stopped.
- Rows 5, 6, and 7: transfer of command "**STOP POWER DOWN**" is combined with reading the address of ISD memory upon device stoppage.

5. Modifying the playback/record address in RUN mode

In some applications, there is a need to make a jump to another (not just the next one) address of ISD memory while running playing back or recording a message. Respective steps to be made in the following orders:

- a) before the end of playing back/recording of current row of ISD memory, enter the instruction "SETPLAY" or "SETREC" including the row address wherefrom you want to continue playback/record. The ISD device does not jump immediately but will continue to play back/record till the end of current row. At this time, the microcontroller shall read the status at RAC output. When the output goes low, it means the end of current row is approached. When RAC returns to high level, the current row is completed and a jump is made to the new ISD memory address.
- b) following transition is made to play/record a new row, if you want to play/record consecutive rows of ISD memory, enter "PLAY" or "REC" command before the end of new row. If you want to make successive jump in ISD memory, repeat the procedure of item a) above.

6. Exemplary program

The program given below includes examples outlined above except the address modification during playing back/recording which has not been use here. In its main loop "**PETLA**", the program checks the contents of **ROZKAZ** variable and performs respective command strings in ISD device. The **SPI** subprogram, which is used to exchange data between microcontroller and ISD device, may be used only without inverting converter for MISO signal (both ISD and microcontroller have the same supply voltage). At the end you can find the **SPI_K** procedure for the system with inverting converter for MISO signal (Fig.2).

Code examples:

;PDW "MARTHEL" ;declarations:

POWERUP	EQU	00100000B	;ISD setup codes
SETPLAY	EQU	11100000B	
PLAY	EQU	11110000B	
SETREC	EQU	10100000B	
REC	EQU	10110000B	
SETMC	EQU	11101000B	
MC	EQU	11111000B	
STOP	EQU	00110000B	
STOPPWRDN	EQU	00010000B	
RINT	EQU	00110000B	

;commands for main loop:

ISDPLAY	EQU	01	;playing from address
ISDRECORD	EQU	02	;recording from address
ISDSTOP	EQU	03	;stop
ISDMC	EQU	04	;fast forward from address

;ports declarations

Combining ISD devices...

SS SCLK MOSI_P MISO_P RAC	EQU EQU EQU EQU EQU	P1.3 P1.2 P1.1 P1.0 P1.4	;Slave ; ;Clock ;Master ;Master ;RAC s	Select r Out Slave In r In Slave Out ignal
;data segment:				
dseg at 30h				
MISO: MOSI: ADRESISD: ADRES: RACBLOK: ROZKAZ: TRYB:	DS 2 DS 2 DS 2 DS 2 DS 1 DS 1 DS 1 DS 1	;bytes read from ISD H-L ;bytes written to ISD H-L ;ISD read address H-L ;ISD written address H-L ;RAC check blocking flag ;command for main loop ;ISD actual mode (last command)		
cseg at 0				
LJMP		MAIN	;jump to	o main loop
cseg at 03h				
LJMP INTO_S	SERV	;INT0 ir	nterrupt	service
MAIN:				
;Main loop				
, PETLA:	MOV	A,ROZI	KAZ	
SPR1:	CJNE MOV LCALL MOV LCALL LCALL MOV LCALL LCALL MOV JMP	A,#ISD TRYB,A WAKEU A,#SET POLEC SPI A,#PLA POLEC SPI ROZKA PETLA	PLAY,S A JP TPLAY Y AZ,#0	PR2 ;command checking ;ISD in PLAY mode ;ISD wake up ;"PLAY" from address command ;preparing data ;SPI data writing/reading ;"PLAY" continuation through the next rows ;preparing data ;SPI data writing/reading ;clearing command ;main loop
SPR2:	CJNE MOV LCALL MOV LCALL LCALL MOV LCALL LCALL MOV JMP	A,#ISD TRYB,A WAKEU A,#SET POLEC SPI ROZKA PETLA	RECOR A JP TREC C C AZ,#0	D,SPR3 ;ISD in RECORD mode ;recording from address ;recording continuation through rows
SPR3:	CJNE MOV	A,#ISD TRYB,#	STOP,S A	PR4 ;ISD in STOP mode

;"STOP" command MOV A,#STOP LCALL POLEC LCALL SPI LCALL TIME ;timeout about 100 ms MOV A,#STOPPWRDN LCALL POLEC ;reading STOP address and power down LCALL SPI LCALL ADRISD ;read data correction MOV ROZKAZ,#0 JMP ;main loop PETLA

;Fast forward through ISD memory. ISD stopping by EOM or OVF marker and generating interrupt.

SPR4:	CJNE	A,#ISDMC,SPR5			
	MOV	A,TRYB	;ISD mode checking		
	CLR	С	-		
	SUBB	A,#ISDMC	;MC continuation if the next MC command		
	JZ	SPR4_SK	;jump to the MC continuation from the current address		
	MOV	TRYB,#ISDMC	;ISD in MC mode		
	LCALL	WAKEUP			
	MOV	A,#SETMC	;MC from the address command		
	LCALL	POLEC			
	LCALL	SPI	;writing command		
SPR4_SK:					
	MOV	A,#MC	;MC continuation		
	LCALL	POLEC			
	LCALL	SPI			
	MOV	ROZKAZ,#0			
	JMP	PETLA			

;RAC checking and current address increment:

SPR5:

	JNB MOV JMP	RAC,SPR6 ;cle RACBLOK,#0 PETLA	earing RAC flag after the end of RAC pulse
SPR6:	CJNE JMP	MOV A,TRYB A,#ISDMC,POM PETLA	;ISD mode checking ;don't count RAC pulses, if MC mode :main loop if MC mode
POM:	MOV JNZ INC	A,RACBLOK W RACBLOK	;only 1 time in 1 RAC pulse
	MOV ADD MOV MOV	A,ADRESISD+1 A,#1 ADRESISD+1,A A,ADRESISD	;ISD address increment
	ADDC MOV	A,#0 ADRESISD,A	;carry bit
W:	JMP	PETLA	
WAKEUP:	MOV LCALL LCALL LCALL RET	A,#POWERUP POLEC SPI TIME	;wake up of ISD

;timeout about 100 ms

TIME: SKK: MOV R7,#0 MOV R6,#180 DJNZ R7,\$;256*2*180³ DJNZ R6,SKK ;without the RET

;256*2*180*1.085 us; Q=11.0592 MHz ;without the rest

;INT0 service:

INT0_SERV:	плеп	ACC		
	MOV LCALL LCALL LCALL MOV JNB POP RETI	A,#RINT POLEC SPI ADRISD A,MISO+1 ACC.1,OVF ACC	;readin; ;ISD da ;flags o ;jump if	g of ISD interrupt flag ata correction in the lowest significant positions the memory overflow
OVF:	MOV MOV LCALL LCALL POP	TRYB,#0 A,#STOPPWRI POLEC SPI ACC	DN	;ISD in STOP mode ;power down

;ISD data correction to remove EOM & OVF from the address: ; R4, R5, R7, ACC changed

RETI

ADRISD:	CLR MOV MOV MOV	C R7,#2 R4,MISO R5 MISO+1	
PRZES:	MOV	A,R4	
	MOV	R4,A	
	MOV	A.R5	
	RRC	A	
	MOV	R5,A	
	DJNZ	R7, PRZES	
	MOV	A,R4	
	CLR	ACC.7	clearing OVF;
	CLR	ACC.6	clearing EOM
	MOV	R4,A	, J
	MOV	ADRESISD,R4	;H
	MOV RET	ADRESISD+1,I	R5 ;L

;ISD SPI interface:

;registers: ;R2 -> MOSI (H) ;R3 -> MOSI+1 (L) ;R4 -> MISO (H) ;R5 -> MISO+1 (L) ;R2, R3, R4, R5, R7 changed

SPI:	MOV MOV	R2,MOSI R3,MOSI+1	;data to send
	CLR MOV CLR	SCLK R7,#8 SS	;chip selection
BAJI_L: CLR MOV MOV		SCLK A,R5 C,MISO_P	;MISO+1 (L)
	MOV MOV RRC	A R5,A A,R3 A	;MISO+1 (L) ;MOSI+1 (L)
	MOV MOV SETB DJNZ MOV	MOSI_P,C R3,A SCLK R7,BAJT_L R7,#8	;MOSI+1 (L)
BAJI_H:	CLR MOV MOV	SCLK A,R4 C,MISO_P	;MISO (H)
	MOV MOV RRC	A R4,A A,R2 A	;MISO (H) ;MOSI (H)
	MOV SETB DJNZ SETB	R2,A SCLK R7,BAJT_H SS	;MOSI (H) ;end of transmission
	MOV MOV RET	MISO,R4 MISO+1,R5	;received data
;ISD data prepa	aring:		
;ISD command ;ISD address in ;result in MOSI	in ACC ADRES (HIGH)	6 & ADRES+1 MOSI+1 (LOW))
POLEC:	MOV ORL MOV MOV MOV RET	MOSI+1,ADRE A,ADRES MOSI,A ADRESISD,AD ADRESISD+1,/	S+1 ;low byte of ISD SPI command ;ISD command "OR" high byte of ISD address RES ADRES+1 ;backup of actual ISD address
;ISD SPI interfa	ace (MIS	SO inversion):	
;R2 -> MOSI (⊢	I)		

;R3 -> MOSI +1 (L) ;R4 -> MISO (H) ;R5 -> MISO+1 (L) ;R2, R3, R4, R5, R7 changed

SPI_K:	MOV MOV	R2,MOSI R3,MOSI+1	;data for sending
	CLR MOV CLR	SCLK R7,#8 SS	;chip selection
	CLR MOV MOV	SCLK A,R5 C MISO B	;MISO+1 (L)
		C,WIGO_F C	;MISO inversion
	MOV MOV RRC	A R5,A A,R3 A	;MISO+1 (L) ;MOSI+1 (L)
BAJT_H:	MOV MOV SETB DJNZ MOV	MOSI_P,C R3,A SCLK R7,BAJT_L R7,#8	;MOSI+1 (L)
	CLR MOV MOV	SCLK A,R4 C MISO, P	;MISO (H)
		A R4,A A,R2 A MOSI_P,C R2,A SCLK	;MISO inversion
	MOV MOV RRC		;MISO (H) ;MOSI (H)
	MOV MOV SETB D.INZ		;MOSI (H)
	SETB	SS	;end of transmission
	MOV MOV RET	MISO,R4 MISO+1,R5	;received data